Welcome! Log In Create A New Profile

Advanced

Errata p 71 tut 501

Posted by becked 
Announcements Last Post
Announcement SoC Curricula 09/30/2017 01:08PM
Announcement Demarcation or scoping of examinations and assessment 02/13/2017 07:59AM
Announcement School of Computing Short Learning Programmes 11/24/2014 08:37AM
Announcement Unisa contact information 07/28/2011 01:28PM
Errata p 71 tut 501
June 14, 2007 01:07PM
Figures 3.13 and 3.15 should change around. Figure 3.13 is the NOR gate and Figure 3.15 is the NAND gate. Compare these gates to the gates given on p 75.
Figures 3.14 and 3.16 are correct.
Sorry, only registered users may post in this forum.

Click here to login